RESOURCES

  1. HOME
  2. RESOURCES
  3. Videos

Videos

FineFFP: Automatically mask the Aperture Area for free form panel

GT-Router

Place BM (Black Matrix) figures into the current cell at the apertures of the pixels which cross the borderline of the Active Area.

>> Learn More

FineFFP: GIP Automatic placement & Routing for free form panel

GT-Router

GIP cells are automatically placed around the panel according to the template figure, and wiring is also performed between GIP cells.
* GIP Cell: Gate In Panel Cell

>> Learn More

FineFFP : HID area Automatic Routing for free form panel

GT-Router

Automatically route gate lines from the left side and right side and data lines from topside to bottom side in the holes of the panel while avoiding the Keep Out Area.
* HID: Hole In Display

>> Learn More

FineFFP : Notch area Automatic Routing for free form panel

GT-Router

Automatically route gate wiring from left to right of the notch area according to the template figure in the notch area.

>> Learn More

PowerVolt

PowerVolt

Fast power MOS analysis for design optimization and sign off. It allows Static analysis, Dynamic analysis, and Thermal analysis.

>> Learn More

FineArts

FineArts

Layout editor platform for flat panel display design. It allows reduction of design cycle time and quality improvement by special features.

>> Learn More

Simplify

Simplify

Auto routing capability for flat panel displays of any shape for mobile/IoT/automotive applications.

>> Learn More

FineAcres/Qap

FineAcres/Qap

High speed and high accuracy resistance/capacitance extraction tool for long and fat wires between pixels and drivers of flat panel displays.

>> Learn More

FineVolt

FineVolt

Voltage drop and current density analysis for OLED. The built-in high-speed solver allows verifying the full panel scale data.

>> Learn More

RVT-CircuitSynthesis

RVT-CircuitSynthesis

Automatically migrates the circuit parameters by device level optimization toward new PDK.

>> Learn More

RVT-LayoutSynthesis

RVT-LayoutSynthesis

Automatically migrates the layout by extracting the constraint from schematic and layout toward new PDK.

>> Learn More

GT-Router: Operation flow

GT-Router

The constraint-driven (EM/IR Drop/Noise) power router which minimizes the chip size. Achieved by assigning wire topology and congestion-aware technology including slot insertion.

>> Learn More

GT-Router: Presentation video

GT-Router

The constraint-driven custom power line router which can generate reliable and robust slot power line based on the design requirements of each block.

>> Learn More

HOTSCOPE: Net trace and schematic generation

HOTSCOPE

It allows designers to generate the equivalent schematic from the layout data by running equipotential net tracing capabilities. After tracing, it makes possible to provide cross-probing capabilities between schematic and layout.

>> Learn More

HOTSCOPE: 3D cross-section viewing

HOTSCOPE: 3D

After specifying the locations on the layout pattern, 3D structure is displayed and designers can observe the data while rotating in the horizontal and vertical directions. It also allows a variety of analysis functions, such as by the equipotential net tracing and 3D measurement function.

>> Learn More

HOTSCOPE: Resistance calculation

HOTSCOPE: Resistance

>>By specifying the start and end points of the detected net by the net trace function, the designer can easily calculate the parasitic resistance value between the two points.

>> Learn More