RESOURCES

  1. HOME
  2. RESOURCES
  3. DAC Designer Track

DAC Designer Track

Practical cell based analog design methodologyⅡ (AnaCell)

Designer Track in DAC2019

With DC bias auto setting methodology, designer only needs to specify the supply voltage and current to get the initial DC bias conditions which leads designer to be easy to adjust for the best performance.

>> Learn More

Practical Cell Based Analog Design Methodology (AnaCell)

Designer Track in DAC2018

Best presentation award on Designer Track

Innovative cell base analog design methodology which uses process independent basic components.
This will improve the productivity and also standardization of analog design.

>> Learn More

Resistance Driven Routing Methodology of Power Supply Network for Low Power and Multiple Voltage Design

Designer Track in DAC2017

We propose net based power and signal routing methodology which can reduce chip size in more than 10 multi voltage design.
This automatic function can also reduce the routing period 10 times faster compared with manual editing.

>> Learn More

DESIGN/IP TRACK POSTER SESSION in DAC 2016
“PLL design using automatic analog migration tool”

DESIGN/IP TRACK POSTER SESSION in DAC 2016

This slide shows the case study of RVT local circuit optimization for Charge Pump to improve PLL designs.

>> Learn More

DAC2015 DESIGNER TRACK PAPER for Analog circuit design “Circuit Design Method for MOS Analog-Design Reuse” in DAC2015 Designer Track

DAC2015 DESIGNER TRACK PAPER

Diary of a Wimpy Kid: Real Designers Have Strong Methodology which shows automatic circuit migration example with local optimizing methodology. 

>> Learn More