JEDAT HOME   Japanese Privacy Policy
PRODUCTS NEWS&TOPICS EVENTS PARTNER COMPANY CONTACT US
PRODUCTS
    HOME  >  Products  >  LSI Design Solution  >  Applied Field
Products

LSI Design Solution
Circuit Design
Layout Design
Custom Development Environment
DFM
Outline
Applied Field
Product List

Flat Panel Display Design & Verification Solution
  【Applied Field】
    Analog / RF
Op Amp, DAC/ADC, PLL, Filter(LPF, BPF, HPF:RC, SC, Gm), Comparator, Regulator, Reset IC, Motor driver, LED light control, Clock, Clock generator, LNA(Low Noise Amplifier), Power Amp, SAW, PLL, SiGeHBT, GaAsFET, MMIC, RFIC, SS clock generator
  • Actualizes substantial shortening of design period by the tuning function that meets circuit specification
  • Converts electric constraint of the circuit to layout constraint
    Constraint driven design environment with error free operation
  • High accuracy area estimation by the high quality placement engine
    Enable to predict the man-hour and the cost in the early stage of design cycle
  • Achieves epoch-making automation with high density automatic P & R tool for analog layout
    Display Driver
LCD driver, LCD controller, Plasma driver, Imager driver, Controller, LED driver, Buffer
  • Pursues the optimum conditions of area and timing with the high accuracy top-level floor planner
  • Efficient processing for layout shapes with high aspect ratio
    Actualizing the epoch-making automation which considers area, cost, performance with high accuracy automatic P & R tool for LCD
  • Provides co-verification environment of LCD
    Achieves dynamic verification environment of driver IC and pursues extremity efficiency
  • Be Actualized Cell library latent defectiveness risk
    Improves spectacularly the library quality with high modification frequency
    Power
Power IC, Power supply IC, Charge IC, SW regulator, Converter, Inverter, IGBT, Thyristor
  • Actualizes substantial shortening of design period by the tuning function that meets circuit specification
  • Offers interactive EM/IR Drop verification method which supports high voltage and high current power ICs
    Constraint driven integrated design environment
  • Generates special device by the parameterized cell and reuse of design property
    Actualizes work saving and quality improvement
    Memory
DRAM, SRAM, NAND/NOR Flash Memory, FeRAM, MRAM, PRAM, ReRAM, Mask ROM
  • Achieves substantial efficiency improvement of circuit design which supports large scale memory array
  • Achieves automation with high density automatic P & R tool for memory layout
  • Offers high speed layout verification tool that supports hierarchical design
    Possible to take measures to design error at the early stage
  • Automates library development and offers substantial quality improvement with SRAM/ROM dedicated characterization tool
    Microcomputer
Microprocessor, DSP, Microcontroller
  • Supports flexible layout design capability with circuit hierarchy modification function
  • High accuracy area estimation by the placement engine
    Available for early checking of the man-hour and the cost
  • Reduces design period of large scale data with high speed automatic P & R features
  • Automates library development and improves quality by the dedicated standard cell characterization tool
    Logic
ASCP/USIC, ASSP, ASIC, Gate Array, Cell Base, Programmable ASIC, Embedded Array
  • Industry top class super high speed processing of large-scale chip level data
  • Reducing manual correction work after automatic P & R with the high speed layout editor
    Discrete
Power MOSFET, Small Signal Transistor, Diode
  • Actualizes substantial shortening of design period by the tuning function that meets circuit specification
  • Offers design efficiency improvement with error free operation depending on the high-speed net driven editor
    Opt
CMOS Image Sensor, CCD Image Sensor, LED, Semiconductor Laser, Photodiode, Solar Cell, Phototransister, Photothyristor, Photocoupler, Photo MOSFET, Imager
  • Pursuit of area and timing optimum conditions by the high accuracy top-level floor planner
  • Possible to high accuracy area estimation which includes various blocks by the high quality placement engine
    Available for early checking of the man-hour and the cost
  • Provides flexible fine processing edit technology and has flexibility in all kinds of design category
  • Achieves epoch-making automation with high density automatic P & R tool for analog layout
    Sensor
Acceleration sensor, Magnetic sensor, Pressure sensor, Temperature sensor, Gyro sensor, UV sensor, Sensor signal processing, Fingerprint authentication IC, RFID
  • Operates together with mechanical CAD system
    The integrated layout environment with accumulated fine processing technology
  • Automatic generation and of an arbitrary shape and I/F development are possible by user programming language


Click this button to check desirable EDA product catalogs
Document Request Form


Copyright JEDAT INC. ALL RIGHTS RESERVED.